

11050 U.S. PTO
10/026257
2/21/01

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10026257	12/21/2001	438		2812	

**APPLICANTS: Huang Robert; Jessen Scott; Karthikeyan Subramanian; Li Joshua; Oladeji Isaiah; Steiner Kurt; Taylor Joseph;

**CONTINUING DATA VERIFIED:

** FOREIGN APPLICATIONS VERIFIED:

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>	
Foreign priority claimed 35 USC 119 conditions met		<input type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> yes <input type="checkbox"/> no	ATTORNEY DOCKET NO
Verified and Acknowledged Examiner's initials		Huang 3-8-3-2-2-25-5/7590	
TITLE : Mask layer and dual damascene interconnect structure in a semiconductor device U.S. DEPT. OF COMM./PAT. & TM-PTO-436L (Rev. 12-94)			

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Assistant Examiner	
ISSUE FEE		Total Claims <input type="checkbox"/> Print Claim for O.G <input type="checkbox"/>	
Amount Due	Date Paid	DRAWING Sheets Drwg. <input type="checkbox"/> Figs. Drwg. <input type="checkbox"/> Print Fig. <input type="checkbox"/>	
TERMINAL DISCLAIMER		Primary Examiner	
		PREPARED FOR ISSUE Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH: DISK (CRF) CD-ROM
(Attached in pocket on right inside flap)